


- The illusion of an infinite virtual memory enables
 - 1. treat disk (or other backing store) as a much larger, but much slower, cache or set of registers
 - 2. analogous to the way in which main memory is a much larger, but main memory
 - 3. allow more processes than fit in memory to run concurrently.
- OS illusions:
 - Up to now, the virtual address space of a process fit in memory, and we assumed it was all in memory.

Todays: Demand Paged Virtual Memory

- Segmented Paging: combine the best features of paging and segmentation
 - User view of programs
 - Each program consists of a number of segments
- Segmentation

Last Class



Demand Paged Virtual Memory: Example

memory, and must stay there. (90/10 rule.)

- **Key Idea:** Locality—the working set size of a process must fit in

— Else the effective memory access time will approach that of the disk

memory the vast majority of the time

- For efficiency reasons, memory accesses must reference pages that are in

table and the valid bit

- Once a page is brought from disk into memory, the OS updates the page

using a valid bit

- The page table (memory map) indicates if the page is on disk or memory

- Demand Paging uses a memory as a cache for the disk

Demand Paged Virtual Memory

- Difficult to get right due to branches in code.
 - Errors may result in removing useful pages.
 - If the OS is wrong \leftarrow page fault
 - Allows more overlap of CPU and I/O if the OS guesses correctly.
- **Pre-paging:** OS guesses in advance which pages the process will need and pre-loads them into memory.
- Page-fault: interrupt that occurs when an instruction references a page that is not in memory.
 - Process must give up the CPU while the page is being loaded.
 - May remove a page from memory to make room for the new page.
- **Demand paging:** OS loads a page the first time it is referenced.

When to load a page?

- DEPARTMENT OF COMPUTER SCIENCE, MASSACHUSETTS
- CMPSCI 377: OPERATING SYSTEMS
- Lecture 17, Page 5
- **Request paging:** process tells an OS before it needs a page, and then when it is through with a page.
 - Difficult to do and is error-prone
 - Allows virtual address space to be larger than physical address space
- **Overlays:** application programmer indicates when to load and remove pages.
- **When the process starts:** the virtual address space must no larger than the physical memory.

When to load a page?

- Page table must be more sophisticated so that it knows where to find a page
 - Swap space
 - Physical memory
 - The file system
- At any given time, a page of virtual memory might exist in one or more of:
 - Swap space: A portion of the disk is reserved for storing pages that are evicted from processes it belongs to refers to it again.
 - If the page contained data, we need to save the data so that it can be reloaded if the disk.
 - If the page contained code, we could simply remove it since it can be re-loaded from memory
- What happens when a page is removed from memory?

Swap Space

- The OS checks that the address is valid. If so, it
 - If the page is not in memory, trap to the OS on first reference
 - Valid bit in page table indicates if page is in memory.
 - A copy of the entire program must be stored on disk. (Why?)
 - The OS continues faulting process (why not continue current process?)
 1. invalidates the old page in the page table
 2. selects a page to replace (page replacement algorithm)
 3. starts loading new page into memory from disk
 4. context switches to another process while I/O is being done
 5. gets interrupt that page is loaded in memory
 6. updates the page table entry
 7. continues faulting process (why not continue current process?)

Implementation of Demand Paging

All of this is still functionally transparent to the user.

- iv. restarts faulting process
 - iii. updates TLB entry
 - ii. performs page fault operations as described earlier
 - i. invalidates TLB entry
- (c) if page is not in memory, OS picks a TLB entry to replace and fills it in as follows
- (b) if page is in memory, OS picks a TLB entry to replace and then fills it in the new entry
 - (a) checks if the page is in memory
3. trap on a TLB miss, the OS then
2. on a TLB hit, use the frame number to access memory
 1. Valid bit in the TLB indicates if page is in memory.
- If the TLB hit rate is very high, use software to load the TLB
 - In some implementations, the hardware loads the TLB on a TLB miss.


Updating the TLB

- what value must p have?
- If we want the effective access time to be only 10% slower than memory access time,
- Effective access time = $(1 - p) \times 200 + p \times 25,000,000$
- If memory access time is 200 ns and a page fault takes 25 ms
- Effective access time = $(1 - p) \times ma + p \times \text{page fault time}$
- Let p be the probability of a page fault ($0 \leq p \leq 1$).
- Spatial locality: if a process accesses an item in memory, it will tend to reference an adjacent item soon.
- Temporal locality: if a process accesses an item in memory, it will tend to reference the same item again soon.
- Fortunately, processes typically exhibit locality of reference
- Theoretically, a process could access a new page with each instruction.

Performance of Demand Paging

transfer

- Solution: check that all pages between the starting and ending addresses of the source and destination are in memory before starting the block transfer.



be undone.

- Block transfer instructions where the source and destination overlap can't

Transparent Page Faults

- Solution: unwind side effects

register 10.

`mov a, (r10)+` : moves a into the address contained in register 10 and increments

- What about instructions with side-effects? (CISC)

1. the faulting instruction,
2. the CPU state.

- Need hardware support to save

How does the OS transparently restart a faulting instruction?

Transparent Page Faults

Number of page faults?

																			frame 3
																			frame 2
																			frame 1
A	B	C	A	B	D	A	D	B	C	B									

FIFO: First-In-First-Out

Reference stream: A B C A B D A D B C B

4 virtual Pages: A B C D

3 page Frames

Example: FIFO

LRU: Least Recently Used. Approximation of MIN that works well if the recent past is a good predictor of the future. Throw out the page that has not been used in the longest time.

MIN: (a.k.a. OPT) Look into the future and throw out the page that will be accessed farthest in the future (probably optimal [Belady '66]). Problem?

FIFO: First-In, First-Out. Throw out the oldest page. Simple to implement, but the OS can easily throw out a page that is being accessed frequently.

Random: amazingly, this algorithm works pretty well.

On a page fault, we need to choose a page to evict

Page Replacement Algorithms

Number of page faults?

																			frame 3
																			frame 2
																			frame 1
A	B	C	A	B	D	A	D	B	C	B									

the longest time.

LRU: Least Recently Used. Throw out the page that has not been used in

Example: LRU

Number of page faults?

																			frame 3
																			frame 2
																			frame 1
A	B	C	A	B	D	A	D	B	C	B									

farthest in the future.

MIN: Look into the future and throw out the page that will be accessed

Example: MIN

- of page frames.

- With FIFO, the contents of memory can be completely different with a different number

frame 1									
frame 2									
frame 3									
frame 4									
A	B	C	D	A	B	C	D	E	

FIFO:

Does adding memory always reduce the number of page faults?

Additiong Memory

frame 1									
frame 2									
frame 3									
A	B	C	D	A	B	C	D		

When will LRU perform badly?

Example: LRU

- A good page replacement algorithm can reduce the number of page faults and improve performance
 - Processes can share memory more effectively, reducing the costs when a context switch occurs.
 - to start running.
 - Processes start faster because they only need to load a few pages (for code and data)
- Processes can run without being fully loaded into memory.
- Virtual address space can be larger than physical address space.

Benefits of demand paging:

Summary

Why?

- With LRU, increasing the number of frames always decreases the number of page faults.

	A	B	C	D	A	B	E	A	B	C	D	E
frame 1												
frame 2												
frame 3												
frame 4												

LRU:

Adding Memory with LRU